Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

HCLK. Primary clock pins #263

Merged
merged 1 commit into from
Aug 13, 2024
Merged

HCLK. Primary clock pins #263

merged 1 commit into from
Aug 13, 2024

Commits on Jul 23, 2024

  1. HCLK. Primary clock pins

    We add the ability to use a direct connection of the clock pins on the
    chip side with the HCLKs input on the corresponding side for the
    GW1N-9C.
    
    For other chips this standard feature is automatically supported, but 9C
    is unique - here the wires are renamed.
    
    This is not supported on the bottom side of the chip yet and probably
    won't be in the near future - but this is not a problem since the
    external clock generator on the Tangnano9k board is connected to the
    right side of the chip.
    
    Signed-off-by: YRabbit <[email protected]>
    yrabbit committed Jul 23, 2024
    Configuration menu
    Copy the full SHA
    40d4497 View commit details
    Browse the repository at this point in the history